



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/601,253	06/20/2003	Joseph M. Jeddeloh	501191.01 6694		
7590 09/09/2005			EXAMINER		
Edward W. Bulchis, Esq.			KIM, HONG CHONG		
DORSEY & WI	HITNEY LLP				
Suite 3400			ART UNIT	PAPER NUMBER	
1420 Fifth Avenue Seattle, WA 98101			2186 DATE MAILED: 09/09/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

<u> </u>									
/		Application	No.	Applicant(s)					
Office Action Summary		10/601,253		JEDDELOH ET AL.					
		Examiner		Art Unit					
		Hong C. Kin		2186					
The N Period for Reply	IAILING DATE of this communication ap	pears on the d	cover sheet with the co	errespondence ad	ldress				
WHICHEVEI - Extensions of ti after SIX (6) Mi - If NO period for - Failure to reply Any reply recei	IED STATUTORY PERIOD FOR REPL R IS LONGER, FROM THE MAILING D me may be available under the provisions of 37 CFR 1.10 DNTHS from the mailing date of this communication. reply is specified above, the maximum statutory period within the set or extended period for reply will, by statute yed by the Office later than three months after the mailing erm adjustment. See 37 CFR 1.704(b).	DATE OF THIS 136(a). In no event will apply and will e e, cause the applica	S COMMUNICATION , however, may a reply be time expire SIX (6) MONTHS from the ation to become ABANDONED	ely filed the mailing date of this co (35 U.S.C. § 133).					
Status	·		•						
1)⊠ Respo	nsive to communication(s) filed on <u>20 J</u>	lune 2003.							
2a)⊡ This a									
	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
closed	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of (Claims								
 4) Claim(s) 1-50 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-50 is/are rejected. 									
	s) <u>1-50</u> is/are rejected. s) is/are objected to.								
	s) are subject to restriction and/o	or election req	uirement.						
Application Pag					•				
		or							
9) The specification is objected to by the Examiner. 10) ☑ The drawing(s) filed on <u>20 June 2003</u> is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.									
	nt may not request that any objection to the		· -	•					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11)⊡ The oa	th or declaration is objected to by the E	xaminer. Note	e the attached Office	Action or form P7	TO-152.				
Priority under 3	5 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:									
_	1. Certified copies of the priority documents have been received.								
<u> </u>	2. Certified copies of the priority documents have been received in Application No								
	Copies of the certified copies of the prior			in this National	Stage				
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.									
Attachment(s)									
1) Notice of Refe	rences Cited (PTO-892)	4) Interview Summary (
3) 🔯 Information Di	sperson's Patent Drawing Review (PTO-948) sclosure Statement(s) (PTO-1449 or PTO/SB/08)		Paper No(s)/Mail Dat) Notice of Informal Pa	tent Application (PTC	D-152)				
Paper No(s)/W	ail Date <u>see 6)</u> .) M Other: <u>See Continuat</u>	ion Sneet.					

Continuation of Attachment(s) 6). Other: IDS filed on 6/20/03, 10/23/03, 1/20/04, 2/24/04, 5/14/04, 7/15/04, 12/27/04, 3/7/05, 4/25/05, and 6/24/05.

Application/Control Number: 10/601,253 Page 2

Art Unit: 2186

Detailed Action

1. Claims 1-50 are presented for examination. This office action is in response to the application filed on 6/23/2003.

- 2. The information disclosure statement (IDS) submitted on 6/20/03, 10/23/03, 1/20/04, 2/24/04, 5/14/04, 7/15/04, 12/27/04, 3/7/05, 4/25/05, and 6/24/05 are being considered by the examiner.
- 3. Applicants are requested to update the status of the related U.S. patent application, accordingly (e.g., U.S. Patent Application Serial No. ##/###, ### filled Sept. 07, 1990, now abandoned; ..., now U.S. Patent #,###, ### issued Jan. 01, 1994; or This application is a continuation of Serial Number ##/###, filed on December 01, 1990, now abandoned; ...etc.). Also applicants are requested to include the status of the related U.S. applications or patents CROSS-REFERENCE TO RELATED APPLICATIONS section and in any other corresponding area in the specification, if any.

Claim Objections

4. Claims 1-50 are objected to because of the following informalities: As to claims 1-39 it is unclear to the examiner how one could "couple(d) memory requests", "couple(d) read memory requests", "couple(d) write memory requests", and "couple read data". As to claims 40-50 it is unclear to the examiner how one could "coupling --- read memory request(s)", "coupling --- write memory requests", and "coupling --- read

data". It appears that "couple(d)" should be changed to -transfer(red)— and "coupling" should be changed to -transferring--. Appropriate correction or clarification is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-6,13, 14-19, 40-44, and 50 are rejected under 35 U.S.C. 102(b) as being anticipated by Mote et al. (Mote) U.S. Patent No. 5,638,534.

As to claim 1, Mote discloses the invention as claimed. Mote discloses a memory module, comprising: a plurality of memory devices (Fig. 1 Refs. 135); and a memory hub (Fig. 1 Ref. 130), comprising: a link interface receiving memory requests for access to at least one of the memory devices (Fig. 1 Ref. 130 and col. 2 lines 34-41); a memory device interface (Fig. 1 Ref. 130 to Ref. 135) coupled to the memory devices, the memory device interface being operable to couple memory requests to the memory devices for access to at least one of the memory devices and to receive read data responsive to at least some of the memory requests (col. 2 lines 34-41); a posted write buffer (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) coupled to the link interface and the memory device interface, the posted write buffer being operable to store write memory requests and to subsequently couple the write memory requests to the memory device interface (col. 1 lines 50-59); and a read request path operable

to couple read memory requests from the link interface to the memory device interface and to couple read data from the memory device interface to the link interface (Fig. 1 Ref. 130 to Ref. 135 and col. 2 lines 34-41).

As to claim 2, Mote further discloses wherein the read request (col. 1 line 60 thru col. 2 line 8 & col. 9) path comprises a memory sequencer coupled to the link interface and the memory device interface, the memory sequencer being operable to couple memory requests to the memory device interface responsive to memory requests received from the link interface.

As to claim 3, Mote further discloses wherein the posted write buffer comprises coherency circuitry (col. 1 line 60 thru col. 2 line 8 & col. 10 lines 34-51 and comparison and pointer logic) that is operable to receive read memory requests from the link interface and is operable to determine if read data called for by the read request is stored in the posted write buffer and to generate a hit signal (Fig. 8 Ref. 230 and col. 10 lines 34-51, comparison and pointer logic reads on this limitation) responsive thereto, and wherein the memory sequencer is coupled to receive the hit signal from the posted write buffer and is operable to couple memory requests to the memory device interface responsive to memory requests received from the link interface only in the absence of the hit signal (Fig. 8 Ref. 230 and col. 10 lines 34-51, comparison and pointer logic reads on this limitation).

As to claim 4, Mote further discloses wherein the posted write buffer (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) is operable to couple the write memory requests to the memory device interface only when neither the memory hub nor the memory devices are busy servicing read memory requests.

As to claim 5, Mote further discloses wherein the posted write buffer further comprises coherency circuitry (col. 1 line 60 thru col. 2 line 8 & col. 10 lines 34-51 and comparison and pointer logic) coupled to receive read memory requests from the link interface, the coherency circuitry being operable to determine from each read memory request whether the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface, the coherency circuitry being operable to couple the read data responsive to the read memory request from the posted write buffer to the link interface in the event the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface (col. 9 and col. 10 lines 34-51).

As to claim 6, Mote further discloses wherein the memory hub further comprises a multiplexer (col. 1 line 60 thru col. 2 line 8, data from posted write or DRAM reads on this limitation) having a first input port coupled to receive read data from the posted write buffer, a second input port coupled to receive read data from the memory device

interface and an output port (Fig. 1 Ref. 192 D0-D31) coupled to the link interface to apply read data to the link interface, the multiplexer further having a control terminal (Fig. 8 outputs from Refs. 230 and 206 or Fig. 7 Ref. 186) coupled to the posted write buffer, the posted write buffer generating a control signal to cause the multiplexer to couple the output port to the first input port in the event the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface, and to generate a control signal (Fig. 8 outputs from Refs. 230 and 206 or Fig. 7 Ref. 186) to cause the multiplexer to couple the output port to the second input port in the event the read memory request is not directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface.

As to claim 13, Mote further discloses wherein the memory devices comprise dynamic random access memory devices (Fig. 1 Ref. 135).

As to claim 14, Mote discloses the invention as claimed. Mote discloses a memory hub (Fig. 1 Ref. 130), comprising: a link interface receiving memory requests (Fig. 1 Ref. 130 and col. 2 lines 34-41); a memory device interface (Fig. 1 Ref. 130 to Ref. 135) operable to output memory requests and to receive read data responsive to the memory requests output by the memory device interface; a posted write buffer (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) coupled to the link interface and

the memory device interface, the posted write buffer being operable to store write memory requests and to subsequently couple the write memory requests to the memory device interface(col. 1 lines 50-59); and a read request path operable to couple read memory requests from the link interface to the memory device interface and to couple read data from the memory device interface to the link interface(Fig. 1 Ref. 130 to Ref. 135 and col. 2 lines 34-41).

Page 7

As to claim 15, Mote further discloses wherein the read request (col. 1 line 60 thru col. 2 line 8 & col. 9) path comprises a memory sequencer coupled to the link interface and the memory device interface, the memory sequencer being operable to couple memory requests to the memory device interface responsive to memory requests received from the link interface.

As to claim 16, Mote further discloses wherein the posted write buffer comprises coherency circuitry (col. 1 line 60 thru col. 2 line 8 & col. 10 lines 34-51 and comparison and pointer logic) that is operable to receive read memory requests from the link interface and is operable to determine if read data called for by the read request is stored in the posted write buffer and to generate a hit signal (Fig. 8 Ref. 230 and col. 10 lines 34-51, comparison and pointer logic reads on this limitation) responsive thereto, and wherein the memory sequencer is coupled to receive the hit signal from the posted write buffer and is operable to couple memory requests to the memory device interface responsive to memory requests received from the link

interface only in the absence of the hit signal (Fig. 8 Ref. 230 and col. 10 lines 34-51, comparison and pointer logic reads on this limitation).

As to claim 17, Mote further discloses wherein the posted write buffer (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) is operable to couple the write memory requests to the memory device interface only when neither the memory hub nor the memory devices are busy servicing read memory requests.

As to claim 18, Mote further discloses wherein the posted write buffer further comprises coherency circuitry (col. 1 line 60 thru col. 2 line 8 & col. 10 lines 34-51 and comparison and pointer logic) coupled to receive read memory requests from the link interface, the coherency circuitry being operable to determine from each read memory request whether the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface, the coherency circuitry being operable to couple the read data responsive to the read memory request from the posted write buffer to the link interface in the event the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface (col. 9 and col. 10 lines 34-51).

As to claim 19, Mote further discloses wherein the memory hub further comprises a multiplexer (col. 1 line 60 thru col. 2 line 8, data from posted write or DRAM reads on this limitation) having a first input port coupled to receive read data from the posted write buffer, a second input port coupled to receive read data from the memory device interface and an output port (Fig. 1 Ref. 192 D0-D31) coupled to the link interface to apply read data to the link interface, the multiplexer further having a control terminal (Fig. 8 outputs from Refs. 230 and 206 or Fig. 7 Ref. 186) coupled to the posted write buffer, the posted write buffer generating a control signal to cause the multiplexer to couple the output port to the first input port in the event the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface, and to generate a control signal (Fig. 8 outputs from Refs. 230 and 206 or Fig. 7 Ref. 186) to cause the multiplexer to couple the output port to the second input port in the event the read memory request is not directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface.

Page 9

As to claim 40, Mote discloses the invention as claimed. Mote discloses a method of reading data from a plurality of memory modules (Fig. 1 Refs. 135). comprising: receiving memory requests (Fig. 1 Ref. 130 and col. 2 lines 34-41) at each of the plurality of memory modules, the memory requests requesting access to a memory device in the memory module, the memory requests including read requests

and write requests (Fig. 1 Ref. 130 and col. 2 lines 34-41); coupling at least some of the read memory requests to the memory device in the memory module receiving the read request; coupling read data from the memory module responsive to the read memory request; accumulating the write requests (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) in the memory module without immediately coupling the write requests to the memory devices in the memory module receiving the write request; and subsequently coupling each of the accumulated write requests to the memory device in the memory module receiving the write request (col. 1 line 60 thru col. 2 line 8 & col. 9 and col. 2 lines 34-41).

Page 10

As to claim 41, Mote further discloses determining in each memory module receiving a read request if the read request is directed to a memory address for which an accumulated write request is directed but not yet coupled to the memory device; if the read request is directed to a memory address for which an accumulated write request is directed but not yet coupled to the memory device, coupling the read data from the accumulated write requests; and if the read request is not directed to a memory address for which an accumulated write request is directed but not yet coupled to the memory device, coupling the read data from the memory device (col. 1 line 60 thru col. 2 line 8 & col. 9).

As to claim 42, Mote further discloses determining in each memory module receiving a read request if the read request is directed to a memory address for which

an accumulated write request is directed but not yet coupled to the memory device; and if the read request is not directed to a memory address for which an accumulated write request is directed but not yet coupled to the memory device, coupling the read request to the memory device in the memory module receiving the read request (col. 1 line 60 thru col. 2 line 8 & col. 9).

As to claim 43, Mote further discloses wherein the act of subsequently coupling each of the accumulated write requests to the memory device in the memory module receiving the write request comprises subsequently coupling each of the accumulated write requests to the memory device in the memory module receiving the write request only when the memory device is not busy servicing a read request (col. 1 line 60 thru col. 2 line 8 & col. 9).

As to claim 44, Mote further discloses determining from each read memory request whether the read memory request is directed to a memory address to which a write memory request has been accumulated but not yet coupled to the memory device; coupling the read data responsive to the read memory request from the accumulated write requests in the event the read memory request is directed to a memory address to which a write memory request has been accumulated but not yet coupled to the memory device (col. 1 line 60 thru col. 2 line 8 & col. 9).

Application/Control Number: 10/601,253

Art Unit: 2186

As to claim 50, Mote further discloses wherein the memory devices comprise dynamic random access memory devices.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 7-11, 20-24, and 45-49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mote et al. (Mote) U.S. Patent No. 5,638,534 in view of Shipp et al. (Shipp) U.S. Patent No. 5,796,413.

As to claims 7, 20, Mote further discloses wherein the posted write buffer is operable to store posted write memory requests (Fig. 7 Ref. 184 and Col. 9. lines 1-27 and col. 1 lines 50-59). However, Mote does not specifically disclose the number of posted write memory requests accumulated exceeds a predetermined number, and to thereafter couple the posted write memory requests to the memory device interface.

Shipp discloses the number of posted write memory requests accumulated exceeds a predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65), and to thereafter couple the posted write memory requests to the memory device interface for the purpose of preventing data overflow and underflow (col. 7 line 1).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the number of posted write memory requests accumulated exceeds a predetermined number, and to thereafter couple the posted write memory requests to the memory device interface as taught by Shipp into the system of Mote for the advantages stated above.

As to claims 8, 21, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to vary the predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) as a function of an operating parameter of the memory module.

As to claims 9, 22, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to store posted write memory requests (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) until the posted write memory requests have been stored for more than a predetermined duration, and to thereafter couple the posted write memory requests to the memory device interface.

As to claims 10, 23, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to vary the predetermined duration (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) as a function of an operating parameter of the memory module.

Application/Control Number: 10/601,253 Page 14

Art Unit: 2186

As to claims 11, 24, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to store posted write memory requests as long as the number of posted write memory requests accumulated does not exceed a predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) and the posted write memory requests have not been stored for more than a predetermined duration (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65), and to couple the posted write memory requests to the memory device interface if either the number of posted write memory requests accumulated exceeds the predetermined number or the posted write memory requests have been stored for more than the predetermined duration.

As to claim 45, Mote and Shipp disclose the invention as claimed above. Ship further discloses wherein the act of subsequently coupling each of the accumulated write requests to the memory device in the memory module receiving the write request comprises: accumulating write requests until the number of write requests accumulated exceeds a predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65); and when the number of write requests accumulated exceeds the predetermined number, coupling the write requests to the memory device.

As to claim 46, Mote and Shipp disclose the invention as claimed above. Ship further discloses comprising varying the predetermined number as a function of an

operating parameter of the computer system (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65).

As to claim 47, Mote and Shipp disclose the invention as claimed above. Ship further discloses wherein the act of subsequently coupling each of the accumulated write requests to the memory device in the memory module receiving the write request comprises: accumulating write requests until the write requests have been accumulated for more than a predetermined duration; when each of the write requests has been accumulated for more than the predetermined duration, coupling the write request to the memory device (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65).

As to claim 48, Mote and Shipp disclose the invention as claimed above. Ship further discloses comprising varying the predetermined duration as a function of an operating parameter of the computer system (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65).

As to claim 49, Mote and Shipp disclose the invention as claimed above. Ship further discloses wherein the act of subsequently coupling each of the accumulated write requests to the memory device in the memory module receiving the write request comprises: accumulating write requests until the number of write requests accumulated exceeds a predetermined number or the write requests have been accumulated for more than a predetermined duration; and when the number of write requests

accumulated exceeds the predetermined number or when a write request has been accumulated for more than the predetermined duration, coupling the write request to the memory device (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65).

7. Claims 12 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mote et al. (Mote) U.S. Patent No. 5,638,534 in view of Sanchez-Olea U.S. Patent Pub 2002/0178319.

As to claims 12 and 25, Mote discloses the invention as claimed above. However, Mote does not specifically disclose the link interface comprises an optical input/output port.

Sanchez-Olea discloses the link interface comprises an optical input/output port (Fig. 1 Ref. 1106) for the purpose of providing a newer and faster interface.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the link interface comprises an optical input/output port as taught by Sanchez-Olea into the system of Mote for the advantages stated above.

8. Claims 26-31 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable Surti et al. (Surti) U.S. Patent No. 6,496,193 in view of Mote et al. (Mote) U.S. Patent No. 5,638,534.

As to claim 26, Surti discloses a computer system (Fig. 1), comprising: a central processing unit ("CPU") (Fig. 1 Ref. 11); a system controller (Fig. 1 Ref. 17) coupled to

the CPU, the system controller having an input port and an output port (Fig. 1 Refs. 18-20); an input device (Fig. 1 Ref. 20) coupled to the CPU through the system controller; an output device (Fig. 1 Ref. 18) coupled to the CPU through the system controller; a storage device (Fig. 1 Ref. 19) coupled to the CPU through the system controller; a plurality of memory modules (Fig. 1 Ref. 14 and col. 3 lines 27-28).

However, Surti does not specifically disclose each of the memory modules comprising: a plurality of memory devices; and a memory hub, comprising: a link interface receiving memory requests for access to at least one of the memory devices; a memory device interface coupled to the memory devices, the memory device interface being operable to couple memory requests to the memory devices for access to at least one of the memory devices and to receive read data responsive to at least some of the memory requests; a posted write buffer coupled to the link interface and the memory device interface, the posted write buffer being operable to store write memory requests and to subsequently couple the write memory requests to the memory device interface; and a read request path operable to couple read memory requests from the link interface to the memory device interface and to couple read data from the memory device interface to the link interface; and a communications link coupled between the system controller and each of the memory modules for coupling memory requests and read data between the system controller and the memory modules in the respective memory modules.

Mote discloses each memory module, comprising: a plurality of memory devices (Fig. 1 Refs. 135); and a memory hub (Fig. 1 Ref. 130), comprising: a link interface

Page 18

receiving memory requests for access to at least one of the memory devices (Fig. 1 Ref. 130 and col. 2 lines 34-41); a memory device interface (Fig. 1 Ref. 130 to Ref. 135) coupled to the memory devices, the memory device interface being operable to couple memory requests to the memory devices for access to at least one of the memory devices and to receive read data responsive to at least some of the memory requests (col. 2 lines 34-41); a posted write buffer (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) coupled to the link interface and the memory device interface, the posted write buffer being operable to store write memory requests and to subsequently couple the write memory requests to the memory device interface (col. 1 lines 50-59); and a read request path operable to couple read memory requests from the link interface to the memory device interface and to couple read data from the memory device interface to the link interface (Fig. 1 Ref. 130 to Ref. 135 and col. 2 lines 34-41) for the purpose of permitting continue with its next operation (col. 1 lines 50-59).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate each of the memory modules comprising: a plurality of memory devices; and a memory hub, comprising: a link interface receiving memory requests for access to at least one of the memory devices; a memory device interface coupled to the memory devices, the memory device interface being operable to couple memory requests to the memory devices for access to at least one of the memory devices and to receive read data responsive to at least some of the memory requests; a posted write buffer coupled to the link interface and

the memory device interface, the posted write buffer being operable to store write memory requests and to subsequently couple the write memory requests to the memory device interface; and a read request path operable to couple read memory requests from the link interface to the memory device interface and to couple read data from the memory device interface to the link interface; and a communications link coupled between the system controller and each of the memory modules for coupling memory requests and read data between the system controller and the memory modules in the respective memory modules as taught by Mote into the system of Surti for the advantages stated above.

As to claim 27, Mote further discloses wherein the read request (col. 1 line 60 thru col. 2 line 8 & col. 9) path comprises a memory sequencer coupled to the link interface and the memory device interface, the memory sequencer being operable to couple memory requests to the memory device interface responsive to memory requests received from the link interface.

As to claim 28, Mote further discloses wherein the posted write buffer comprises coherency circuitry (col. 1 line 60 thru col. 2 line 8 & col. 10 lines 34-51 and comparison and pointer logic) that is operable to receive read memory requests from the link interface and is operable to determine if read data called for by the read request is stored in the posted write buffer and to generate a hit signal (Fig. 8 Ref. 230 and col. 10 lines 34-51, comparison and pointer logic reads on this limitation)

responsive thereto, and wherein the memory sequencer is coupled to receive the hit signal from the posted write buffer and is operable to couple memory requests to the memory device interface responsive to memory requests received from the link interface only in the absence of the hit signal (Fig. 8 Ref. 230 and col. 10 lines 34-51, comparison and pointer logic reads on this limitation).

As to claim 29, Mote further discloses wherein the posted write buffer (Fig. 8 Ref. 204 and col. 1 line 60 thru col. 2 line 8 & col. 9) is operable to couple the write memory requests to the memory device interface only when neither the memory hub nor the memory devices are busy servicing read memory requests.

As to claim 30, Mote further discloses wherein the posted write buffer further comprises coherency circuitry (col. 1 line 60 thru col. 2 line 8 & col. 10 lines 34-51 and comparison and pointer logic) coupled to receive read memory requests from the link interface, the coherency circuitry being operable to determine from each read memory request whether the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface, the coherency circuitry being operable to couple the read data responsive to the read memory request from the posted write buffer to the link interface in the event the read memory request is directed to a memory address to which a write memory request has been stored in the posted write

buffer and has not yet been coupled to the memory device interface (col. 9 and col. 10 lines 34-51).

As to claim 31, Mote further discloses wherein the memory hub further comprises a multiplexer (col. 1 line 60 thru col. 2 line 8, data from posted write or DRAM reads on this limitation) having a first input port coupled to receive read data from the posted write buffer, a second input port coupled to receive read data from the memory device interface and an output port (Fig. 1 Ref. 192 D0-D31) coupled to the link interface to apply read data to the link interface, the multiplexer further having a control terminal (Fig. 8 outputs from Refs. 230 and 206 or Fig. 7 Ref. 186) coupled to the posted write buffer, the posted write buffer generating a control signal to cause the multiplexer to couple the output port to the first input port in the event the read memory request is directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface, and to generate a control signal (Fig. 8 outputs from Refs. 230 and 206 or Fig. 7 Ref. 186) to cause the multiplexer to couple the output port to the second input port in the event the read memory request is not directed to a memory address to which a write memory request has been stored in the posted write buffer and has not yet been coupled to the memory device interface.

As to claim 38, Mote further discloses wherein the memory devices comprise dynamic random access memory devices (Fig. 1 Ref. 135).

Application/Control Number: 10/601,253 Page 22

Art Unit: 2186

9. Claims 32-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Surti et al. (Surti) U.S. Patent No. 6,496,193 in view of Mote et al. (Mote) U.S. Patent No. 5,638,534 and further in view of Shipp et al. (Shipp) U.S. Patent No. 5,796,413.

As to claim 32, Mote further discloses wherein the posted write buffer is operable to store posted write memory requests (Fig. 7 Ref. 184 and Col. 9. lines 1-27 and col. 1 lines 50-59). However, neither Surti nor Mote specifically discloses the number of posted write memory requests accumulated exceeds a predetermined number, and to thereafter couple the posted write memory requests to the memory device interface.

Shipp discloses the number of posted write memory requests accumulated exceeds a predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65), and to thereafter couple the posted write memory requests to the memory device interface for the purpose of preventing data overflow and underflow (col. 7 line 1).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the number of posted write memory requests accumulated exceeds a predetermined number, and to thereafter couple the posted write memory requests to the memory device interface as taught by Shipp into the combined system of Surti and Mote for the advantages stated above.

As to claim 33, Surti, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to vary the

predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) as a function of an operating parameter of the memory module.

As to claim 34, Surti, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to store posted write memory requests (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) until the posted write memory requests have been stored for more than a predetermined duration, and to thereafter couple the posted write memory requests to the memory device interface.

As to claim 35, Surti, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to vary the predetermined duration (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) as a function of an operating parameter of the memory module.

As to claim 36, Surti, Mote and Shipp disclose the invention as claimed above. Shipp further discloses wherein the posted write buffer is operable to store posted write memory requests as long as the number of posted write memory requests accumulated does not exceed a predetermined number (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65) and the posted write memory requests have not been stored for more than a predetermined duration (col. 6 line 64 thru col. 7 line 7 and col. 10 lines 50-65), and to couple the posted write memory requests to the memory device

interface if either the number of posted write memory requests accumulated exceeds the predetermined number or the posted write memory requests have been stored for more than the predetermined duration.

10. Claim 37 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Surti et al. (Surti) U.S. Patent No. 6,496,193 in view of Mote et al. (Mote) U.S. Patent No. 5,638,534 and further in view of Sanchez-Olea U.S. Patent Pub 2002/0178319.

As to claim 37, Surti and Mote disclose the invention as claimed above.

However, neither Surti nor Mote specifically discloses the link interface comprises an optical input/output port.

Sanchez-Olea discloses the link interface comprises an optical input/output port (Fig. 1 Ref. 1106) for the purpose of providing a newer and faster interface.

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the link interface comprises an optical input/output port as taught by Sanchez-Olea into the combined system of Surti and Mote for the advantages stated above.

As to claim 39, Surti, Mote, and Sanchez-Olea disclose the invention as claimed above.

Sanchez-Olea further discloses the communications link comprises an optical communications link (Fig. 1 Ref. 1106)

Application/Control Number: 10/601,253 Page 25

Art Unit: 2186

Conclusion

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See attached PTO-892.

- 2. A shortened statutory period for response to this action is set to expire 3 (three) months and 0 (zero) days from the mail date of this letter. Failure to respond within the period for response will result in **ABANDONMENT** of the application (see 35 USC 133, MPEP 710.02, 710.02(b)).
- 3. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. ' 1.111(c).
- 4. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.
- 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Kim whose telephone number is (571) 272-4181. The examiner can normally be reached on M-F 9:00 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone number for the

Application/Control Number: 10/601,253

Art Unit: 2186

organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should

Page 26

be directed to the TC 2100 whose telephone number is (571) 272-2100.

6. Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

7. Any response to this action should be mailed to:

Commissioner of Patents

P.O. Box 1450

Alexandria, VA 22313-1450

or faxed to TC-2100:

571-273-8300

Hand-delivered responses should be brought to the Customer Service Window (Randolph Building, 401 Dulany Street, Alexandria, VA 22314).

HK

Primary Patent-Examiner

September 5, 2005